GENERAL FRONT END ARCHITECTURE





FIG. 1

EQUALIZER ARCHITECTURE



F 1G. 2

IIR Filter Block Description




Fig. 3

IIR Filter Block Implementation





FIG. 4

Filter Selection Block Description



F16. 5






Fig. 6

Adaptive FIR Filter Description



F 16.7

Adaptive FIR Filter Block Implementation



F16. 8

(ETI/EI CHANNEL. **RECEIVER** TRANSMITTER 904 902 910

FIG. 9